




PCle8g3 A5-10G

PCle Gen3 x8 board with Arria V FPGA and up to two 10G SFP/+s



Features

PCIe (Gen3) x8 half-height interface (full- or half-height back panel) with up to two 10G SFP/+s

Data formats: 1/10GbE, OC3/12/48/192 (STM1/4/16/64), OTU1/2/2e/2f

FPGA + DMA: One user-programmable Altera Arria V 5AGZ (E3, E5, or E7),

configurable for up to 8 independent DMA channels

DRAM (DDR3): One 64-bit wide block of 2 GB

EDT intellectual property for 10GbE PCS and PMA layers, SONET/SDH framing, demultiplexing, and G.709 framing

Time code input: 1 pps or IRIG-B, with user-configurable output

PARHELIA

Description

The PCIe8g3 A5-10G is a fast, versatile low-profile PCI Express (PCIe, Gen3) x8 interface, available with either a full or a half-height back panel. It has up to two 10G SFP/+ ports and supports 1/10GbE, OC3/12/48/192 (STM1/4/16/64), or OTU1/2/2e/2f.

Each port has its own reference clock, programmable for 1–808 MHz, and links to the FPGA for serialization / deserialization (SERDES) and clock recovery.

The single FPGA is an Altera Arria V GZ (E3, E5, or E7) with access to one 64-bit wide 2 GB block of DRAM (DDR3), which can act as s data buffer. The FPGA provides up to 8 independent DMA channels via EDT FPGA configuration files.

A time code input (1 pps or IRIG-B) also is included, with an option for either DB9 or BNC cabling.

EDT FPGA configuration files are included to support 1GbE and 10GbE (at the PCS and PMA layers); OC3/12/48/192 and OTU1/2/2e/2f (raw, framed, framed and descrambled); and demultiplexing. Custom files can be requested.

Applications

Telecommunications monitoring, recording, and processing SONET/SDH to ethernet conversion Multiple other network processing applications

FPGA Resources + DMA	One programmable FPGA, I	Altera Arria V GZ	E3, E5, or E7, user-configurable for up to 8 independent DMA channels		
Memory	DRAM (DDR3), one 64-bit wide 2 GB block for snapshot recording / data buffering				
Clocks (Reference)	Each port (one or two) has a reference clock, independently programmable from 1 to 808 MHz, plus support for reference loop timing.				
Data Rates	Dependent on such factors as data format and system variables.				
Data Format (I/O)	Via multiple ports, the board supports various data formats as shown below: 1/10GbE, 0C3/12/48/192 (STM1/4/16/64), 0TU1/2/2e/2f). Also provided is a time code input (to connect to an external source) for 1 pps, IRIG-B, or other input, with user-configurable output.				
PCI Express Compliance	PCIe version Number of DMA channels Number of lanes		3.0 8 8		
Transceivers	The board has multiple transceiver options, as shown below.				
	Up to two SFP/+*	ELECTRICAL (1GbE) SFP only	OPTICAL SFP/+*	SFP/+*	SFP/+*
	Output power (dBm) Center wavelength (nm) Sensitivity (dBm) Max input power (dBm) Connector * An SFP at 1550, 1310, or	– – – RJ45 transceiver 850 nm can support 1GbE, (-2 to +3 / 0 to +4 1500-1580 / 1530-1565 -28 / -23 -9 / -7 LC DC3/12/48 (STM1/4/16), or OTUI		-9 to -2.5 / -5 to -1 830-860 / 840-860 -18 / -7.5 0 / +0.5 LC
		nm can support 10GbE, 0C1	92 (STM64), or OTU2/2e/2f - o	or, at 850 nm, 10GbE only.	
Cooling		nm can support 10GbE, 0C1		or, at 850 nm, 10GbE only.	
Cooling Connectors	An SFP+ at 1550 or 1310	de input		or, at 850 nm, 10GbE only.	
	An SFP+ at 1550 or 1310 Active heat sink One 7-pin Lemo for time co	nde input P/+ as shown above om time code source	92 (STM64), or OTU2/2e/2f — (or, at 850 nm, 10GbE only.	y)
Connectors	An SFP+ at 1550 or 1310 Active heat sink One 7-pin Lemo for time co One RJ45 or LC on each SF To 7-pin Lemo on board, fro	nde input P/+ as shown above om time code source	92 (STM64), or OTU2/2e/2f – o		
Connectors Cabling	An SFP+ at 1550 or 1310 Active heat sink One 7-pin Lemo for time co One RJ45 or LC on each SF To 7-pin Lemo on board, fro For other cabling, consult I Weight	ode input P/+ as shown above om time code source EDT for purchase options.	92 (STM64), or OTU2/2e/2f – o Via one DB9 (for 1 pps or I 4.0 oz. (typical, with activ 6.6 x 2.7 x 0.75 in. 0° to 40° C / -40° to 70°	RIG-B) or BNC (for IRIG-B onl e heat sink but without trans	ceivers)

Ordering Options

- Backpanel: Full- or half-height
- FPGA: E3 / E5 / E7
- Transceivers: [options above]
- Cabling (for time code input): DB9 / BNC

Bold is default. For more options, see main board detail. **Ask** about custom options.



Parhelia B.V. www.parheliabv.com ①+31(0)10 741 00 28